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Abstract—In this work we report on the process integration of
crystalline praseodymium oxide (Pr2O3) high-k gate dielectric.
Key process steps that are compatible with the high-k mate-
rial have been developed and were applied for realisation of
MOS structures. For the first time Pr2O3 has been integrated
successfully in a conventional MOS process with n+ poly-
silicon gate electrode. The electrical properties of Pr2O3 MOS
capacitors are presented and discussed.
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1. Introduction
The scaling of gate dielectric thickness is a major chal-
lenge for future ULSI CMOS technologies. Only by taking
advantage of in-situ gate stack processing and advanced
CMOS process architectures, excellent CMOS device char-
acteristics could be achieved with ultra-thin (1.6 nm) SiO2
gate dielectric [1]. However, the gate oxide thickness has
to be scaled down aggressively much further into the
sub-1 nm regime within the next decade, according to the
ITRS roadmap [2]. At such a thickness, unacceptably high
direct tunneling leakage current will flow through the gate
oxide. The exponential increase in tunneling current with
decreasing film thickness represents a fundamental scal-
ing limit for SiO2. In order to overcome this barrier, the
use of alternative gate dielectrics with a higher permit-
tivity (high-k) is urgently needed. Due to the high-k val-
ues, gate dielectrics with sub-1 nm equivalent oxide thick-
ness can be realised and show acceptable low leakage cur-
rents. Unfortunately, most of these amorphous materials
are not sufficiently stable [3], change phase [4] and elec-
trical properties at temperatures much lower than required
for CMOS processing. Accordingly, the most desirable di-
rect substitution of SiO2 in a given CMOS process is not
possible.
Very recently it was shown that crystalline praseodymium
oxide (Pr2O3) films have excellent dielectric properties [5].
Besides an effective dielectric constant of KPr2O3 ≈ 30
and low leakage currents (<10−8 A/cm2 @ 1 V & EOT=
1.4 nm), Pr2O3 films were found to be thermally stable up
to 1000◦C for 15 s RTA anneals in N2 ambient. Because
of these attractive properties, Pr2O3 appear as a suitable
high-k replacement for SiO2.
Although these first results are very promising, a successful
CMOS process integration of crystalline high-k Pr2O3 gate
dielectric requires a substantial amount of process develop-
ment. Besides thermal processing, especially wet chemical
etching and cleaning procedures as well as reactive ion etch-
ing (RIE), processes compatible with the new material have
to be developed. In addition, process-damage effects on the
high-k dielectric needs to be evaluated and minimised.
In this work we report on a successful attempt to integrate
Pr2O3 directly into a given n
+ polySi gate MOS technology.
The electrical properties of the MOS devices are presented
and will be discussed.
2. Praseodymium oxide growth
and wafer preparation
For the process integration experiments Pr2O3 was grown
on hydrogen terminated 3′′ Si(100) wafers in a multi-
chamber molecular beam epitaxy (MBE) system [5]. The
MBE is equipped with e-beam evaporators for Si and
praseodymium oxide. Pr2O3 layers were grown on pre-
implanted p-type Si(100) wafers at temperatures between
625 and 725◦C using a commercially available ceramic
Pr6O11 source. The layers were subsequently covered in-
situ with 50 nm undoped polySi, since unprotected Pr2O3
layers are not stable against air [6]. The polySi protected
Pr2O3 wafers were transferred to the CMOS process fab
of the Institut fu¨r Halbleitertechnik (IHT) at the Technis-
che Universita¨t Darmstadt for process development. After
RCA clean and a brief HF-dip a 250 nm in-situ phosphorous
doped polySi layer was deposited at approximately 750◦C.
The structures obtained in this way were mainly used for
subsequent process development.
3. Development of key process steps
3.1. Wet chemical cleaning and etching
Wet chemical processing is extensively used in CMOS man-
ufacturing, for cleaning, etching and resist removal. How-
ever, little is known on the compatibility of these stan-
dard procedures with high-k materials, especially Pr2O3.
In order to obtain first-hand information, blanket Pr2O3
test samples were subjected to various wet chemical treat-
ments. The results of wet chemical cleaning and etching
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studies are summarized in Table 1. Pr2O3 remains stable in
DI-water, HF-dip and the alkaline component of the RCA
clean, and no change in the film thickness was observed
by means of ellipsometry. However, Pr2O3 was found to
dissolve in the standard RCA clean and appears unstable
Table 1
Wet chemical cleaning and etching
Procedure Effect on Pr2O3
HF-dip Appears stable
Buffered HF Unstable
RCA clean Soluble
RCA clean, alkaline component only Stable
H3PO4 Soluble
HCl Soluble
DI-water Stable
in buffered HF solution. HCl solution of 0.75% was found
to etch Pr2O3 with a high etch rate of 28 nm/min. Ob-
viously, acid containing solutions, in particular HCl, are
suitable to remove Pr2O3 films selectively from the silicon
surface.
3.2. Resist removal
Resists used for lithography have to be removed after etch-
ing or ion implantation. However, several wet chemical
methods for resist removal contain acids and are, therefore,
expected to dissolve Pr2O3. In fact, such a behavior was
observed as summarized in Table 2. Only organic solvents,
like acetone or AZ100 remover, are suitable for resist strip-
ping when Pr2O3 films are present.
Table 2
Resist removal
Procedure Effect on Pr2O3
Acetone Stable
H2SO4/H2O2 Soluble
HNO3 (100%) Soluble
AZ100 wet remover Stable
O2-plasma ashing Change in film properties
Besides wet chemical treatments, resist ashing in O2 plasma
is a commonly used procedure. A clear change in film
properties was observed after O2 plasma treatment, espe-
cially the etch rate in buffered HF was found to increase
compared to Pr2O3 reference samples. Most likely oxy-
gen radicals produced in the plasma are incorporated in the
praseodymium oxide film and/or may diffuse through and
react with the Si-interface. In order to obtain further infor-
mation we deposited aluminum dots on these samples and
performed CV measurements. We observed a reduction in
the dielectric constant and an increase in the threshold volt-
age. Both results suggest that an interfacial oxide is formed
as a result of the O2 plasma treatment, similar to the film
degradation of unprotected Pr2O3 when exposed to air for
sufficiently long times [6].
3.3. Anisotropic reactive ion etching
The development of a highly selective RIE process is an-
other major issue for a successful process integration of
praseodymium oxide in the polySi gate CMOS process.
In order to avoid damaging of the silicon substrate, the
polySi gate etch has to stop at the dielectric. We found that
our standard SF6/Cl2 process fulfills these requirements.
The selectivity of the polySi-RIE against Pr2O3 is higher
than 300 so that the process window is sufficiently large to
allow for the necessary over-etching.
4. Results and discussion
4.1. Process integration of Pr2O3
After the appropriate RCA clean and a brief HF-dip
a 250 nm in-situ phosphorus doped polySi layer was de-
posited on the 50 nm polySi-covered Pr2O3 wafers at ap-
proximately 750◦C. Subsequently, the standard lithography
was applied using the gate mask. The n+ polySi gate stack
is defined by anisotropic reactive ion etch using SF6/Cl2.
Fig. 1. Microscope image of n+ polySi/Pr2O3 gate test struc-
tures after RIE. The inset shows an enlarged part of a meander
structure.
In Fig. 1 a part of the test chip at the gate level is shown
after the polySi gate etch. The inset in Fig. 1 shows an
enlargement of a polySi meander, which is well defined.
No polySi residues or damage to the Pr2O3 dielectric in
the open areas has been observed. Also, within the un-
certainty of the thickness measurements no thinning of
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the praseodymium oxide was detected, confirming the high
selectivity of the RIE process.
4.2. HF-CV characteristics
After wet resist strip and cleaning, the gate stack was briefly
annealed at 900◦C, 10 s in N2 using RTA in order to ac-
tivate the gate doping. Subsequently, electrical measure-
ments on n+ polySi/Pr2O3/Si capacitors were performed.
In Fig. 2 an example of the HF-CV characteristic is shown.
Fig. 2. HF-CV curve measured at 10 kHz to minimise serial
resistance effects.
No evidence for hysteresis effects was noted when chang-
ing polarity of the sweep voltage within this bias range.
From the accumulation capacitance of the HF-CV curves
the effective dielectric constant was calculated KPr2O3 = 36,
using the physical film thickness values measured by
ellipsometry. The corresponding equivalent oxide thick-
ness EOT = dFilm ∗ (KSiO2/KPr2O3 ) was determined as
EOT = 1.8 nm, in this case without QM corrections.
4.3. Leakage characteristics
In Fig. 3 an example of the current-voltage characteristics
is shown. For gate voltages below |−3| V, which correspond
to an equivalent field strength of approximately 22 MV/cm,
the measured leakage currents are around 10 pA, which
is given by the detection limit of the measurement sys-
tem. The upper limit of the current density in this bias
range is estimated to be ≈ 10−6 A/cm2, in good agreement
with previous results on simple gold-dot capacitors [5].
For further increased gate bias, a tunneling current starts
to appear. Directly after the first sweep, a second sweep
was performed. As evident from the shift in the I-V char-
acteristics, significant charge trapping has occurred. The
dielectric breakdown takes place at a gate bias of |−7.5| V,
which corresponds to a breakdown field of approxi-
mately 41 MV/cm, also in agreement with previous ob-
servations of gold-dot capacitors. However, in contrast
Fig. 3. Example of the current-voltage characteristics of the
n+ polySi/Pr2O3 MOS capacitors.
to previous findings, the breakdown was found irreversible,
as evident from the 3rd sweep shown in Fig. 3.
4.4. Interface trap density and oxide charge
Admittance measurements were performed to obtain the
equivalent parallel conductance G that can be used to get
information on the interface trap density Dit . For the vir-
gin MOS capacitor a value of Dit = 3.5 · 1011 /cm2 eV
is deduced from the peak conductance shown in Fig. 4.
Compared to high quality device-grade SiO2 gate oxides,
this value corresponds to an increase of at least 2 orders
of magnitude and is expected to degrade MOSFET device
characteristics. Clearly, a substantial amount of interface
engineering and optimization is needed in order to achieve
the same quality level as for SiO2.
Fig. 4. Results of conductance measurements performed on vir-
gin and electrically stressed devices.
When the Pr2O3 capacitor was stressed with 35 MV/cm
for 10 s, an increase in interface trap density to Dit =
6 ·1011 /cm2 eV was observed (Fig. 4). In addition, the peak
position is shifted to further negative values, indicating
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the build-up of positive trapped charge on the order of
4 ·1012 q/cm2. In this respect, the Pr2O3 dielectric behaves
similarly to SiO2, although the detailed mechanisms are
probably quite different and require further investigation.
5. Conclusion
The crystalline high-k Pr2O3 material was found to be com-
patible with n+ polySi gate CMOS processing when appro-
priate etching and cleaning procedures are used and ther-
mal processing is restricted to RTA. We therefore conclude
that a complete re-engineering of the CMOS manufacturing
process may not be necessary in this case. However, the
electrical characteristics of the Pr2O3 MOS structures re-
veal very high values of the interface trap density. Clearly,
a substantial amount of interface engineering and optimiza-
tion is needed in order to achieve the same quality level
of state-of-the-art device-grade SiO2. This is especially
important in view of the fact that an enormous knowl-
edge exists about the SiO2/Si system used and continu-
ously optimised in semiconductor manufacturing for more
than 30 years.
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